MFranNew Contributor7 years ago10GBASE-KR the TX_CAL_BUSY is not high at start of simulation. Why is this and could this cause xgmii_rx outputs to be X's?
Recent DiscussionsTriple-Speed Ethernet IP for Agilex 5 fails during Quartus Synthesisquartus ram gen full HDLRX Mac segmented interface detailed informationFIT Rate for 5M570ZT144I5NAgilex 5 Reset Sequencer - Design Assitant reports IPC-40038 violation
New ContributorNew ContributorNew Contributor
