HBhat2Contributor6 years ago100G Ethernet MAC : Transceiver configuration Hi, I was looking at 100G low latency MAC Hard IP in stratix 10 FPGA. Here, I observed that 100G is achieved by 4 lanes of transceiver channels each running at 25Gbps. My understanding is Internall...Show More
Deshi_IntelRegular Contributor6 years agoHi HPB, There is deskew buffer design in RX PCS path to manage the skew induced within the 4 channels. Thanks. Regards, dlim
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programming