Forum Discussion

Occasional Contributor

2 years ago

XCVR Reset Controller

We are using an Arria 10 device, 10AS057N2F40E2SG, with some JESD204 Receive only channels. The ADC being used is the T.I. ADC09QJ800AAV in JMODE = 2 (for 4 lanes, 8b/10b). I have a XCVR reset cont...

Other Ips

Harshx

Occasional Contributor

2 years ago

Hi,
Kindly refer this: Solved: Why are signals rx_is_locktodata and rx_is_locktoref always at 0? - Intel Community
Kindly check the attached design as well, its similar to your case.
Let me know the results (or you face any issues).

Thanks
Regards,
Harsh M

Forum Discussion

XCVR Reset Controller

Recent Discussions

intel_onchip_Memory II RAM: r/w doesn t work from FPGA but from HPS

Power Rating Required for RZQ Resistor on Cyclone V SE

MAX 10. No 3.0 V Schmitt Trigger I/O standard

Arria 10: Remote Update may brick FPGA and Factory Fallback won't work

Unable to program EPCQ16A on custom cyclone IV board - error during jic flashing.