Altera_ForumHonored Contributor11 years agoWrite contention on dual-ported M9K blocks I've an M9K memory block configured as 'true dual port' with a single clock and OLD_DATA. I know that if both ports write to the same location then the written data is undefined. Does any...Show More
Altera_ForumHonored Contributor11 years agoFurther investigation has shown that it was all my fault :-(
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10