Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Write conflict when several On-chip ram connected to HPS

I am working on a baremetal design in which 4 on-chip Memory(RAM) should be connected to the HPS (Arria 10 HPS). I use memory IPs available in Qsys and connect them to h2f_axi_master. The memories ar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

If each memory has its own unique base address and is not overlapping with any others in the H2F master's address space (and Qsys won't let you generate if they do), I'm not sure how this would be happening.

What signal on the first memory has an "undesirable high value" when writing to the second?