Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

xaoyaolee's avatar
xaoyaolee
Icon for New Contributor rankNew Contributor
3 years ago

Why native fixpoint DSP IP can't support 9x9 sum 4 mode?

In quartus prime pro 19.3:

In user guide of DSP:

No RepliesBe the first to reply

Recent Discussions

  • dncmrc1's avatar
    Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required
    1 hour ago
    dncmrc1
  • Steve9's avatar
    Agilex 7 F/I Series True Differential Input Termination
    Solved
    14 hours ago
    Steve9
  • Steve9's avatar
    Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered
    Solved
    14 hours ago
    Steve9
  • Jack_Lin's avatar
    Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node
    15 hours ago
    Jack_Lin
  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    19 hours ago
    sleh
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo