Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

xaoyaolee's avatar
xaoyaolee
Icon for New Contributor rankNew Contributor
3 years ago

Why native fixpoint DSP IP can't support 9x9 sum 4 mode?

In quartus prime pro 19.3:

In user guide of DSP:

No RepliesBe the first to reply

Recent Discussions

  • y-fujiwara's avatar
    Inquiry About Package Internal Trace Lengths of Arria 10 PCIe Pins
    1 hour ago
    y-fujiwara
  • glenenglish's avatar
    Help on understanding Agilex5 speed binning and static power
    1 day ago
    glenenglish
  • glenenglish's avatar
    Missing AC characteristsics in A5E data sheet !
    1 day ago
    glenenglish
  • Santoshmbca's avatar
    Request for details
    2 days ago
    Santoshmbca
  • mario's avatar
    Agilex 5 RCOMP_GTS connection change and its effect on HVIO input pins
    2 days ago
    mario
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo