Altera_ForumHonored Contributor19 years agoWhy Altera do not integrate ADC into CPLD? Engineers welcome the integrated solution. It do help to save board size and save time on developing and debug work. As the CPLD performance is limited, so middle performance ADC is enough for C...Show More
Altera_ForumHonored Contributor18 years agoSee this: http://www.alteraforum.com/forum/showthread.php?p=775#post775 regards Daniel
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew