Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

luca1986's avatar
luca1986
Icon for New Contributor rankNew Contributor
5 years ago

Who has the reference design of alt2gxb IP, in source code form

Who has the reference design of alt2gxb IP, in source code form

1 Reply

  • Deshi_Intel's avatar
    Deshi_Intel
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    HI,


    I am not sure what kind if reference design that you are looking for but feel free to check out below ref design link

    • https://community.intel.com/t5/forums/searchpage/tab/message?advanced=false&allow_punctuation=false&filter=location&location=category:fpgas-programmable-devices&q=High%20Speed%20Transceiver%20Demo%20Designs
    • https://fpgacloud.intel.com/devstore/


    Thanks.


    Regards,

    dlim


Recent Discussions

  • eagle-a's avatar
    Possible Incorrect Clock Label in Cyclone IV Handbook Figure 7-8 (DQ/DQS)
    6 hours ago
    eagle-a
  • sudip_paras's avatar
    Request for Technical Meeting – FPGA Selection, ADRV9029 Integration, and Procurement Support
    1 day ago
    sudip_paras
  • glenenglish's avatar
    A5E(B) EMIF : LPDDR4 minimum memory clock
    1 day ago
    glenenglish
  • glenenglish's avatar
    Help on understanding Agilex5 speed binning and static power
    1 day ago
    glenenglish
  • glenenglish's avatar
    Agilex 5 high speed JTAG pod ???
    Solved
    1 day ago
    glenenglish
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo