Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

luca1986's avatar
luca1986
Icon for New Contributor rankNew Contributor
5 years ago

Who has the reference design of alt2gxb IP, in source code form

Who has the reference design of alt2gxb IP, in source code form

1 Reply

  • Deshi_Intel's avatar
    Deshi_Intel
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    HI,


    I am not sure what kind if reference design that you are looking for but feel free to check out below ref design link

    • https://community.intel.com/t5/forums/searchpage/tab/message?advanced=false&allow_punctuation=false&filter=location&location=category:fpgas-programmable-devices&q=High%20Speed%20Transceiver%20Demo%20Designs
    • https://fpgacloud.intel.com/devstore/


    Thanks.


    Regards,

    dlim


Recent Discussions

  • jachym's avatar
    DECA MAX 10 ADC1/ADC2 via SMA – simultaneous or multiplexed?
    3 hours ago
    jachym
  • pryngshu's avatar
    Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY
    10 hours ago
    pryngshu
  • suvarna's avatar
    10CL040YF484 Programming fails
    10 hours ago
    suvarna
  • Sumanth's avatar
    Cyclone 10 GX AS x4 Configuration Compatibility with Infineon S25FS512S (Custom Flash Definition)
    11 hours ago
    Sumanth
  • jaykrishna1's avatar
    HSIO Differential Clock Output VOD and VOCM
    12 hours ago
    jaykrishna1
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo