Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

luca1986's avatar
luca1986
Icon for New Contributor rankNew Contributor
5 years ago

Who has the reference design of alt2gxb IP, in source code form

Who has the reference design of alt2gxb IP, in source code form

1 Reply

  • Deshi_Intel's avatar
    Deshi_Intel
    Icon for Regular Contributor rankRegular Contributor
    5 years ago

    HI,


    I am not sure what kind if reference design that you are looking for but feel free to check out below ref design link

    • https://community.intel.com/t5/forums/searchpage/tab/message?advanced=false&allow_punctuation=false&filter=location&location=category:fpgas-programmable-devices&q=High%20Speed%20Transceiver%20Demo%20Designs
    • https://fpgacloud.intel.com/devstore/


    Thanks.


    Regards,

    dlim


Recent Discussions

  • Steve-534B46's avatar
    Asynchronous FIFO and discontinuous write clock
    18 hours ago
    Steve-534B46
  • fhw72's avatar
    Using Clocklock+Clockboost on EPF10K100GC503-3DX with Quartus 9.0SP2. How?
    24 hours ago
    fhw72
  • FabianL's avatar
    Arria 10: Remote Update Watchdog unpredicted behavior
    2 days ago
    FabianL
  • Hachiware's avatar
    Estimate the power consumption of the MAX 10 device 10M08SLV81I7G
    2 days ago
    Hachiware
  • SeongLim's avatar
    [USB-Blaster] Detected as "USB-Blaster Variant" on SLES12 – Causing Detection Issues
    2 days ago
    SeongLim
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo