Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Which file is the constraint file using in QUARTUS

I remember the ucf file is used in xilinx ISE,but i'm a newbie in quartus,i think the ucf file is simple and i can change it any time when i want to change the pin assignment or time constraint,so any one can help me or direct me to a step by step manual for quartus project using verilog or vhdl?

thanks!

chris

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Quartus can use multiple constraint files (just like ISE). The main Quartus file is the ".QSF" file. This file contains project settings, pin assignments, etc. For timing analysis, Quartus projects using the TimeQuest timing analyzer use a ".SDC" (synopsys design constraints) file.

    The following page contains all Quartus documentation:

    http://www.altera.com/literature/lit-qts.jsp

    Toward the bottom of the page there is a "Getting Started" section.

    Jake