Altera_ForumHonored Contributor15 years agowhen simulating with modelsim,the question appears! hello! when I use modelsim over quartus II to simulation , sometimes It failed by RTL level simulation and successed by gate level simulation simultaneously. maybe the reason is t...Show More
Altera_ForumHonored Contributor15 years agoI know,maybe it seems trivial to you ! but i really hope you can resolve my puzzle.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew