Altera_ForumHonored Contributor15 years agowhen simulating with modelsim,the question appears! hello! when I use modelsim over quartus II to simulation , sometimes It failed by RTL level simulation and successed by gate level simulation simultaneously. maybe the reason is t...Show More
Altera_ForumHonored Contributor15 years agoI know,maybe it seems trivial to you ! but i really hope you can resolve my puzzle.
Recent DiscussionsJTAG Chain Broken on Agilex 7-I Dev KitASx4 Interface debug in MSEL=111 (JTAG mode)Request for REACH 253 Substance CertificateQuartus Pro simulation libraries for Riviera ProSolvedRequest for Cyclone V Pinout File Information