What's state of I/O pins in Cyclone V GX FPGA, during POR, Configuration, & Initialization state ?

In 2011 documentation i found it as tri state during POR and Configuration. But in Latest Documentation , there is flowchart that shows all I/O pins are weak Pull Up. PLease clarify the value of all ...