What is VHDL equivalent for Verilog $readmemb to initilze RAM/ROM?

The $readmemb() is mentioned in "Recommended Coding Styles" page 12-26. It seems that this can be used in simulation AND synthesis. If one unfortunately uses VHDL rather than Verilog, than how...