Forum Discussion

NBurt's avatar
NBurt
Icon for New Contributor rankNew Contributor
7 years ago

What is the initial state of MAX II devices pre-programming?

What is the initial state of the EPM1270F256I5 before the first programming? I'm trying to determine how to bias it.
NBurt's avatar
NBurt
Icon for New Contributor rankNew Contributor
7 years ago

Hi YL,

I'm asking because my intent is to perform environmental testing with simple biasing for my organization. Due to time/money constraint, I won't be programming the PLD before or during testing.

The reason I ask about the DEV_CLRn and DEV_OE pins is that they both have alternate modes as I/O pins. Without any programming, will pins M8 and M9 (for the FBGA-256 package) be in DEV_OE and DEV_CLRn modes respectively? Or will they be in the I/O mode?

Thanks,

Noah

  • NBurt's avatar
    NBurt
    Icon for New Contributor rankNew Contributor
    7 years ago

    To clarify, I'm wondering what the state of those two pins will be in in User-Mode Operation if during t_CONFIG, the CPLD isn't configured.