What is the criteria that must be met for the "locked" output in the ALTPLL megafunction to go low?

I am using the ALTPLL IP block with a 30MHz reference clock and Quartus15.1. From my understanding, the "locked" output of the ALTPLL megafunction will go low as soon as the phase frequency detector...