Forum Discussion

Occasional Contributor

6 years ago

What are reference clock frequencies supported by dedicated xcvr reference clock pins of Stratix 10?

Hi , I want to use dedicated xcvr reference clock pins as reference clock source for Serdes. I would like to know what frequencies are supported and the source of this clock?

SK_VA

Occasional Contributor

6 years ago

Thanks.I am able to run the transceiver toolkit design in 19.3.

Is there any options to control the IP settings of PHY and PLL outside the GUI.

For Example if I want to change the data rate and other settings of the IP without opening platform designer GUI?

Forum Discussion

What are reference clock frequencies supported by dedicated xcvr reference clock pins of Stratix 10?

Recent Discussions

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features