Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

WEhre's avatar
WEhre
Icon for New Contributor rankNew Contributor
7 years ago

What additional Supply Current do I need, while the MAX 10 CPLD configuration (from internal Flash) runs?

Abe's avatar
Abe
Icon for Frequent Contributor rankFrequent Contributor
7 years ago

You can refer to the following link for information regarding Max10 IO and configuration:

https://www.intel.com/content/www/us/en/programmable/documentation/mcn1397700832153.html#mcn1398044225683

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

Recent Discussions

  • eagle-a's avatar
    Possible Incorrect Clock Label in Cyclone IV Handbook Figure 7-8 (DQ/DQS)
    11 hours ago
    eagle-a
  • sudip_paras's avatar
    Request for Technical Meeting – FPGA Selection, ADRV9029 Integration, and Procurement Support
    2 days ago
    sudip_paras
  • glenenglish's avatar
    A5E(B) EMIF : LPDDR4 minimum memory clock
    2 days ago
    glenenglish
  • glenenglish's avatar
    Help on understanding Agilex5 speed binning and static power
    2 days ago
    glenenglish
  • glenenglish's avatar
    Agilex 5 high speed JTAG pod ???
    Solved
    2 days ago
    glenenglish
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo