Altera_Forum
Honored Contributor
15 years agoVirtual pin
Virtual pin use in top level to connect logic that can decrease simulation time (timer, reset counter etc and target FPGA target application this virtual pin simulation control signal needs to be dri...