Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL/Modelsim bug?
Hello, i have two modules sending signal to each other, one module has the following code when WAIT_REQ_DATA =>
-- Wait for a requisition from the Goertzel module
if req_data = '...
Altera_ForumHonored Contributor
Honored Contributorhow do you generate data_ready_in.
if it is not generated on same clock you might get problems of delta delay or actual delay that is not visible in waveforms
