Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

VHDL std_logic_vector Comparisons

What's the best way to compare std_logic_vector 's to zero in VHDL? I don't want to use conversion functions, create a std_logic_vector of "0"s, or do element-by-element comparisons.
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

My personal favourite is OR_REDUCE() from IEEE.STD_LOGIC_MISC (in quartus\libraries\vhdl\synopsys), although it's a non-standard, like STD_LOGIC_ARITH