Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

[VHDL] Different synthesis results after using "generate"

Hello, I used 'generate' statement to order several similar components, but after that synthesis results are slightly different. Does anyone know what can cause this? Theoretically there is no d...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

The generate statement should be identical to the above code.

But a different random seed for the fitter may have been used, which can affect the timing. Resource usage should be the same.