[VHDL] Different synthesis results after using "generate"

Hello, I used 'generate' statement to order several similar components, but after that synthesis results are slightly different. Does anyone know what can cause this? Theoretically there is no d...