Forum Discussion

rshal2's avatar
rshal2
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

very low compilation time

Hello, I am new with using quartus. I am using an already big project FPGA. This first compilation of the project took 1 hour and 22 seconds !! The even more surprising fact is that clicking the ...
skyjuice's avatar
skyjuice
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

There are a lot of factors which influence compilation time.

  1. Overall resource usage in your design - the larger the longer it will take to compile.
  2. How hard it is to route your netlist
  3. Is your design timing critical
  4. Is your timing constraints done correctly
  • rshal2's avatar
    rshal2
    Icon for Occasional Contributor rankOccasional Contributor
    6 years ago

    Thank you for the answer,

    Yet, I think that some application note, or wiki can be very helpful with this issue

    Thanks