Verilog

in verilog, how to do like q <= d[count:0]? reg [3:0] count; thanks