Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVerilog
in verilog, how to do like q <= d[count:0]? reg [3:0] count; thanks
Altera_ForumHonored Contributor
Honored ContributorBoth of it also 32bit.
Honored ContributorHonored ContributorBoth of it also 32bit.
