Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Verilog process not implemented correctly in Quartus

Hi, It seems as though the following synchronous process in Verilog is sometimes not implemented correctly by Quartus. Why? always @(posedge clk, negedge rst_n) if (!rst_n) begin ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

@ kaz

what do you mean with "sequential last statement overwrites" ???

still i am missing the last

else

hdr_frame_length_s <= hdr_frame_length_s;

Okay that one is not realy needed, but an if has an else .. just to be sure