Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Verilog Package File

Hi All, I have some lines of code in my project like, Caseaddr[7:0] 8'b 00000000 : reg <= '1'; 8'b 00000001 : reg <= '0'; - - 8'b11111111 : reg <= '1' Here i would like to r...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

One of your problems is that your defines are backwards. Change your defines to be like:

'define Reg1 8'b00000000

Then use it like mguimod suggested

Case addr[7:0]

`Reg1 : reg <= 1;

`Reg2 : reg <= 0;