Verilog HDL error : cannot connect instance ports both by order and by name

you forgot the . infront of all port names.

You're missing periods ('.') before some of your instantiated module's signal names.

Thanks that was exactly right !