Verilog HDL error : cannot connect instance ports both by order and by name
am doing the SLS SDHC_eMMC card host tutorial enclosed in two jpegs are my code. http://www.alteraforum.com/forum/attachment.php?attachmentid=11741&stc=1 http://www.alteraforum.com/forum/a...