Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Verilog Compiliation Error

Hi, I am trying to implement a scaling function for the FFT Megacore Function. I copied and modified the Verlilog code from http://www.altera.com/literature/an/an404.pdf. My modified code is at...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

I have modified the code and added in a couple of lines but now, the error is that the "Top partition does not contain any logic". Attached is the new code. Anyone can help me on this? Thanks.