Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Verilog-2001 Variable Declaration With Initialization Synthesis

I wanted to initialize some registers on power up to a default state. I noticed verilog 2001 permits variable declaration with initialization. Like this: reg foo = 1'b1; This is similar t...