Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVerilog-2001 Variable Declaration With Initialization Synthesis
I wanted to initialize some registers on power up to a default state. I noticed verilog 2001 permits variable declaration with initialization. Like this: reg foo = 1'b1; This is similar t...
Altera_ForumHonored Contributor
Honored ContributorI wish I could delete my post. It was documented well in the Quartus handbook. It looks like Quartus also handles any synthesizable initial block statements too.
