Altera_Forum
Honored Contributor
16 years agoUsing Verilog Testbenches
Hello everybody, I am trying to simulate my desing using a verilog testbench, excerpts as follows at the end of my message. Although I have checked that the testbench is included; logfiles s...