Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Using MOD doubles number of LEs in VHDL

hi I'm just learning to programme an Altera MaxII development board having an EPM1270F256C5 CPLD. I was able to send VGA signals to my monitor based on a 3-horizontal-stripes VHDL program...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

mod(3) is division by 3 to get remainder and so requires more logic.

in the first case you are avoiding division