Forum Discussion

Honored Contributor

11 years ago

Using MOD doubles number of LEs in VHDL

hi I'm just learning to programme an Altera MaxII development board having an EPM1270F256C5 CPLD. I was able to send VGA signals to my monitor based on a 3-horizontal-stripes VHDL program...

Altera_Forum

Honored Contributor

11 years ago

mod(3) is division by 3 to get remainder and so requires more logic.

in the first case you are avoiding division

Forum Discussion

Using MOD doubles number of LEs in VHDL

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration