Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

using memory Bits

Hi i wrote a vhdl design in which i wanted to buffer data like this: WHEN 0 => ausgangimag0 <=ausgangimag0 + resultim;ausgang2 <= ausgangimag0; WHEN 1 => ausgangimag1 <=ausgangimag1 + resultim;...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

do you want to store it in regsiters or in RAM-cells ?

obviously you dindt make any storage elements, so all of your assignments

lead to a pure combinational logic