Using f2sdram ports of Stratix 10 HPS

I have a design where I need to write data from the HPS to some FPGA cores, which spits output to get sent back to the f2sdram0 data port of the HPS. For simple debugging I simply have an Intel AXI...