Using external RAM with DCFIFO

Question

Can someone please help me with some advice, a document or a design on how to interface the DCFIFO to an external RAM eg SDRAM.

I am busy with a design that processes high volumes of data received at high speeds. I am at the moment using the standard DCFIFO (with internal memory), but I find that the FIFO overruns, hence my need to store the data in a larger memory space.

I am working with the Cyclone III FPGA, and I wouldnt like to use the Nios to do this.

Thank you.

Harold

altera_forum · Answer

Sounds like you need to build your own SRAM FIFO and not use a DC FIFO at all. There may be something like this already available.

altera_forum · Answer

Thanks Tricky. Can you please refer me to where I can find this?

altera_forum · Answer

You will probably have to build one yourself. I dont know of any specifically.

altera_forum · Answer

Hello, Tricky and htettey ! Do You have any news about any available SRAM-based FIFO or SRAM-based DCFIFO IPs?

Forum Discussion

Using external RAM with DCFIFO

4 Replies

Recent Discussions

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

MAX10 Dual Configuration

IBIS models GTS banks agilex 5E