Altera_ForumHonored Contributor16 years agoUsing external RAM with DCFIFO Can someone please help me with some advice, a document or a design on how to interface the DCFIFO to an external RAM eg SDRAM. I am busy with a design that processes high volumes of data recei...Show More
Altera_ForumHonored Contributor16 years agoThanks Tricky. Can you please refer me to where I can find this?
Recent DiscussionsGTS Transceiver PLL UsageLVDS Compatibility with GTS Refclk (CML / HCSL)Global Clock & Regional clock inputs in Agilex M FPGASDRAM ( Single Data Rate ) refresh verilogadding signal to debug/signaltap