Forum Discussion
HY68
New Contributor
6 years agoUsing DDIO_In to read ADC data and timing analysis
Hi, I'm trying to use DDIO to capture ADC LVDS data from ADC3224. The device is set at 2 wires(x6) mode. The FPGA is Arria10(10AX027) and running at 100MHz sampling rate, which makes the ADC_FCLK...
KhaiChein_Y_Intel
Regular Contributor
6 years agoHi,
I am still working on it. Please allow me some time on this.
Thanks.
HY68
New Contributor
6 years agoHi YY,
No rush, appreciate for your support.