Forum Discussion

HY68's avatar
HY68
Icon for New Contributor rankNew Contributor
6 years ago

Using DDIO_In to read ADC data and timing analysis

Hi, ​ I'm trying to use DDIO to capture ADC LVDS data from ADC3224. The device is set at 2 wires(x6) mode. The FPGA is Arria10(10AX027) and running at 100MHz sampling rate, which makes the ADC_FCLK...
KhaiChein_Y_Intel's avatar
KhaiChein_Y_Intel
Icon for Regular Contributor rankRegular Contributor
6 years ago

Hi,

May I request a sample test case for investigation?

Thanks.

HY68's avatar
HY68
Icon for New Contributor rankNew Contributor
6 years ago
Hi YY, Of course, attached is the whole archived project. The QP I'm using is 17.1.1 Build 273 Thanks! Intel Forums <supportreplies@intel.com> 於 2019年8月25日 週日 下午10:53寫道：