Altera_Forum
Honored Contributor
13 years agouse verlog ip in vhdl
I'm trying to use a verilog ip in a vhdl file, first component declaration , then instantiation ... But I keep getting : design library work does not contain ... although I added the file to my proje...