Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

use verlog ip in vhdl

I'm trying to use a verilog ip in a vhdl file, first component declaration , then instantiation ... But I keep getting : design library work does not contain ... although I added the file to my proje...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

And because you have a component declaration, you do not need to use

terasictouch : entity work.i2c_touch_config

--- Quote End ---

Should be better phrased "you must not use". Because the entity work. syntax causes the error.