Hello, may I know how to transfer data from peripheral to memory using DMA? It is quite confusing from memory-to-memory transfer. please help! thanks!

DMA is Avalon-MM (memory map) and SGDMA is Avalon-ST (streaming memory) memory-to-memory (onchip to sdram, sram to sdram) stream-to-memory (buffer array to sdram, buffer to sram) memory-to-stream (sdram to buffer array, sram to buffer). You should read more about Avalon Interface Spec. Sean

So, is it cannot use DMA to transfer data between peripheral and memory?

What are you trying to do with DMA? You can transfer data from peripheral to your sdram, but you have to write your interface protocols and make connected to it.

I am trying to transfer data from peripheral (adding number) to SDRAM. Is there any reference or tutorial to write the interface protocol?

If you are using DMA (Avalon-MM), there is Avalon-MM templates already at Altera website. If you are using SGDMA (Avalon-ST), then you have to write your own protocols to connect your peripheral to Avalon-ST. Sean

URGENT: Peripheral to Memory DMA Transaction

111 Replies

Altera_Forum
Honored Contributor
15 years ago
Hi soonph87, I have a similar problem to what you had before. I am trying to use data coming from two arrays generated in NIOS and do a simple calculation with them in hardware. I posted a thread earlier and I was told to try a FIFO/DMA but I am getting lost! See link below
http://www.alteraforum.com/forum/showthread.php?t=29030

Could you please post here on forum or email me your project so that I can learn the procedure step by step by going though the SOPC builder, NIOS, peripheral code? For me too, I am doing this as an exercise to learn how to manipulate data for a future image processing task but I am stuck in the starting blocks! Please be assured that I am not gonna use that for any commercial advantage :) I just want to learn but finding the right learning material is so so difficult.

Thank you for your consideration.

Forum Discussion

URGENT: Peripheral to Memory DMA Transaction

111 Replies

Recent Discussions

Is MT25QL256ABA8E12-1SIT TR Compatible with a Cyclone V SE FPGA/SoC?

MAX 10. No 3.0 V Schmitt Trigger I/O standard

intel_onchip_Memory II RAM: r/w doesn t work from FPGA but from HPS

Power Rating Required for RZQ Resistor on Cyclone V SE

Arria 10: Remote Update may brick FPGA and Factory Fallback won't work