Altera_ForumHonored Contributor16 years agoUnassigned pins of top level entity Hello, Sometimes in simulation, I add some pins to the top level entity, but then I will not use them. What happen with the unassigned pins of the top level entity? Are they connected to s...Show More
Altera_ForumHonored Contributor16 years ago --- Quote Start --- Are they connected to some output pin of the FPGA?. --- Quote End --- Yes, if you define output ports. The pin list can tell.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew