Forum Discussion
Altera_Forum
Honored Contributor
15 years agoIt looks like a glitch, that is most likely ignored in functional simulation. You should try timing simulation to see, if it's actually there. It may be a case of different results between simulation and synthesis, however. If the signal is sourced from combinational logic, it must be generally expected to have glitches, when more than one input terms are changing simultaneously.