Unable to meet timing requirements for 180 MHz Source-Synch. DDR Interface due to PLL uncertainty

Dear all, My current project involves an interfacing between an ADC, clocked at 180 MHz with source-synchronous DDR LVDS outputs, and a Cyclone V FPGA (5CSXFC6). To start, I instantiated a ALTDDI...