Unable to drive multiple PLL's with the same clock on Cyclone II FPGA

Hi I'm having problems using a single input clock for multiple PLL's on a Cyclone II FPGA. This is to work around the fact that I can't get the desired output clock frequencies for my design by...