Forum Discussion

wberbert's avatar
wberbert
Icon for New Contributor rankNew Contributor
7 years ago

TX problem on DE2-115

Im having issues with ethernet altera de2-115. I have a design file with NIOS2 and TSE RGMII set using linux as SO from altera linux-sopcfpga. Everything works fine except TX of the ethernet chip. ...
wberbert's avatar
wberbert
Icon for New Contributor rankNew Contributor
7 years ago

tks

I read this PDF that's why I got so far :)

Is there a way to debug these signals with lite version of quartus?

Other think I notice is that the ENET1_TX_CLK (or zero depending which

ETH you are using) seems not oscislating, because when a use it the output TX led dont blink. It is a pin out of marvell phy.

Tried to supply this clock using pll the tx start blink but no data.

I will try loopback debug, mean while if someone knows anything else Im all ears.

tks.