Triple speed example design for Cyclone V GT dev kit

Question

The board update portal example ​project use ETH but use old Quartus version and It can't build meeting timing constraint.

deshi_intel · Answer

HI,Feel free to check out below other 2 Cyclone V TSE reference design link.https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an647.pdfhttps://fpgacloud.intel.com/devstore/platform/14.0.0/Standard/triple-speed-ethernet/Thanks.Regards,dlim

Forum Discussion

Triple speed example design for Cyclone V GT dev kit

1 Reply

Recent Discussions

Agilex 3 PLL in Source Synchronous mode ?

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz

Cyclon 5 tampering protection bit

PCIe Simulation using Quartus Pro 25.1.1