Forum Discussion
Altera_Forum
Honored Contributor
15 years ago --- Quote Start --- The reason for it is simple: In synthesized logic, exact delays can be only implemented by counting clock cycles. --- Quote End --- Thank you for you respond, Can you please help me with obtaining the required delay, JUST AS WRITTEN ON THE CODE. p.s. I have access only to Quartus II.