Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Transceiver CDR Question

Hi I want build a design where the FPGA will be receiving 10-bit serial data using one XCVR and a separate clock is provided which corresponds to the 10-bit parallel clock (e.g. 100 MHz clock f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

Just to clarify, when I generate the XCVR related blocks (PHY, PLL, etc.) thru Magawizard, the MIF is not generated then? I would need to do a full design compilation to get the MIF files?

--- Quote End ---

The MIF files are generated after Assembler compilation stage. They are not generated when you instantiate through Megawizard.