Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Transceiver CDR Question

Hi I want build a design where the FPGA will be receiving 10-bit serial data using one XCVR and a separate clock is provided which corresponds to the 10-bit parallel clock (e.g. 100 MHz clock f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

"So you recommend using a reconfig controller for XCVR because the refclk frequency could change. Do you have any recommendation of how I could detect the refclk frequency change? I will not get this info (i.e. no separate signals available) from the transmitting side."

Yes you are right. You would need the reconfig controller to perform Channel and CDR reconfiguration. One thing that you should take note is that, in V generation devices, even though you are not using any reconfiguration feature, it is still mandatory to connect the reconfig controller to the PHY IP. This is for the offset cancellation to run properly.